Abstract: A mechanism for overlapped I/O management operations and computation on a simd linear systolic array is presented. This mechanism is based on two synchronized controllers allowing a speedup factor of 2 over simd machines without overlapped facility. Code generation is achieved using the C-stolic language, specifically designed for the architectural features of overlapped simd systolic arrays. 
Introduction
One approach to exploiting data parallelism is based on the simd (Single-InstructionMultiple-Data) architectural concept. Systolic machines are a special case of this model. As characterized by Kung 8] , a systolic network is composed of identical simple cells that are locally and regularly connected. Data move through the network at constant speed and interact where they meet.
Typically, a complete systolic system consists of an host computer, an array of processors and an interface. Many machines based on a linear array of processors have been designed using this architecture scheme 10] 13] 9] 6] 5]. The host computer runs a main program and requests the systolic array for specialized tasks on speci c data. The array of processors performs intensive computation on these data and delivers results. Because of the high data bandwidth required by a systolic array, the host computer cannot be directly connected to the array. An interface is needed.
The performance of the whole system depends greatly on the way the systolic array is linked to the host and, consequently, on the interface. For simd systolic arrays, the interface is in charge of both broadcasting instructions to the processors and sending and receiving data to and from the array. As a result, the total amount of information which is transferred between the array and the interface is very high: on each machine cycle, an instruction must be delivered and, on each systolic cycle (generally composed of a few instructions), several data are sent and received.
Managing e ciently such a quantity of data is not an easy task and must receive close attention to preserve the computation power obtained by parallel architectures 2]. This paper focuses on two complementary aspects of this data bandwidth problem. We rst discuss how to manage high data bandwidth on a simd linear systolic network and propose a hardware mechanism based on two synchronized controllers. We approach this problem from the aspect of programming such a machine, using a specially developped language: C-stolic 11].
The next section presents di erent approaches of managing computation and I/O operation on a simd linear systolic array and shows how overlap between computation and data transfer can be achieved. Section 3 introduces the basis of C-stolic, which allows e cient parallelization of algorithms on a systolic structure. Finally, section 4 presents some experiments we have done to validate our model of architecture. A simd systolic array must be fed with two kinds of information: the instructions (broadcasted to all the processors) and the data (sent to one extremity and received from the other). In a linear array, three ports are considered (cf gure 1): one input port (instructions) and two bidirectional ports (data). They are respectively referenced as IPort (instruction port), LPort (left port) and RPort (right port). The role of the interface, as represented in gure 1 includes three di erent task: broadcasting instructions to the processing units (PU), generating and receiving data to/from the network, communicating with the host computer. We will temporarily set aside the third point and return to it later (section 2.3). The problem we now focus on is how to handle simultaneous data and instruction transfer in a simd systolic array. This section presents rst a simple approach which uses a single control unit for both transfers. After discussing advantages and drawbacks we introduce a more sophisticated I/O management mechanism based on two controllers.
Single control unit
Parallelization of algorithms on systolic structures consists of splitting the computation among all cells in a very regular fashion. Generally this computation is repeated many times and is called a systolic cycle. As an example, consider the following cycle executed on a systolic network: SystolicCycle { Shift_R(Dout,Din); /* computation done on each cell */ Dout=F(Din); /* of the network */ }
The instruction Shift_R expresses a synchronous left to right transfer between the processors of the array. Each processor outputs a value and simultaneously inputs another one. The F() function represents the computation done on each cell. Suppose now that the network is fed with data stored linearly in an array (T) and that data which are sent have to be processed (P() function). The systolic cycle representing the I/O management process can be expressed as: The advantage of this solution is the simple hardware mechanism required for controlling the network. On the other hand the performance of the network depends heavily on the complexity of the I/O management process. In the worst case, if the complexity of both I/O management and computation are similar, the performance is reduced to 50 % of the theoretical maximum 7] . Figure 2 shows the control of the array. The control unit delivers instructions to the I/O management unit (section 2.3). One approach for improving the e ciency of the machine is to parallelize the external I/O management with the computation done on the array. Still using a single control unit (cf gure 3) gives: As we cannot predict the number of times the loop will be executed, no instruction can be associated with the instructions inside the body of the loop. In that case, parallelizing the computation process with the I/O management process does not provide good speed-up. 
Two control units

Data synchronization
Each process runs its own program independently but data synchronization must be ensured. The computation process can execute the instruction Shift_R only if the LPort port is provided with data ; similarly, the I/O management process can obtain a data from the network only if the instruction Shift_R has been performed. Synchronization between the 2 processes may be achieved by connecting two FIFOs (LFIFO and RFIFO) as represented on gure 4.
Before generating a Shift_R instruction to the network, the computation process has to check the status of the 2 FIFOs (is LFIFO empty or RFIFO full?). In the same way, the I/O management process checks before sending data if the LFIFO is not full and before reading data if the RFIFO is not empty. The two processes can be rewriten as:
Shift_R(Dout,Din); write(LFIFO,y); Dout=F(Din);
The read and write instructions of the I/O management process are blocking instructions. For example, if the FIFO is full, a write instruction will wait until it is not. On the same way, the Shift_R(Dout,Din) instruction can be executed only if the RFIFO is not full and the LFIFO is not empty. If this condition is false, the process will wait until it is true.
Control synchronization
Instructions for controlling the loop are present in the two processes. A rst drawback is that the same computation is done twice. A second drawback is that sometimes the loop condition is data-dependent: in such a case, the I/O management process has to communicate essential information to the other process.
To coordinate the two processes, one might compute the loop control decision in one controller and synchronize the other controller on that decision. The synchronization can be achieved using the two functions set_sync() and is_sync() as follows: The next two sections describe two di erent hardware implementations based on this synchronization scheme. The rst one use a \rendez-vous" (RDV) mechanisme while the second one use a \ fo" mechanisme.
RDV synchronization
The \rendez-vous" synchronization works as follows: the I/O management process calculates the loop condition and sets a ag accordingly ; then the two processes synchronize each other (the rst process which has reached the synchronization point waits the other) ; nally, based on the value of the condition, the loop is (re)executed or not in both processes.
This type of synchronization is e cient if the body of the loops overlapped well. There are cases where it does not happen, as in the above example. This leads to the following timing diagram where the overall computation time is nearly equal to the sequential computation time of the two processes: 
FIFO synchronization
To remedy the RDV synchronization problem, we introduce a boolean FIFO (called SFIFO) which, according to its value, allows the while statement to execute the loop or not.
In that case, the set_sync() function evaluates the condition and pushes the result in the SFIFO. Since they communicate only by fos, the two processes are now completely independent. They can even be driven by di erent clocks. The gure 6 indicates the hardware implementation for supporting the two processes (one boolean fo is added). The timing diagram associated with the execution of the two processes becomes: This synchronization mechanisme provides the capability for the I/O management process to overlap its operation with that of the computation process. As de ned by 7], such a machine is called an overlapped simd machine (osimd) and employs the concurrent power of n+1 processing units as compared to nonoverlapped simd machines that employ the computing power of n processing units. If a good balance can be achieved between the two processes, an osimd machine with n+1 processors may achieve a speed-up factor of two over a conventional simd machine with n processing units. One of the main characteristics of systolic arrays is the large amount of data they consume. Two kinds of data may be distinguished when feeding a network: initialization data and application data.
Generating initialization data requires arithmetic and logic operations. Application data come directly from the host and do not need to be processed. At rst glance, a simple ALU could be used. However, when one has to deal with algorithm partitionning, I/O data management may become complex and generally requires a large memory (as well as addressing facilities) to store intermediate results.
Furthermore, the data collected from the network are not sent directly to the host. Most of the time, they are sorted to collect only signi cant results.
We believe that an I/O management unit with elaborate computation capabilities and a large memory with addressing facilities is the key to input/output e ciency 3] 2]. One of the major problems of speci c hardware remains the programming exibility: assembly language provides good performance but requires too much programming e ort and thus limits the number of programmers capable of implementing new applications. On the other hand, a high level language may be easily used by many programmers but may restrict the performance. The next section addresses the problem of programming such a machine. We present a language tailored to our machine model which simpli es programming while maintaining e ciency. Parallelizing an algorithm on the simd systolic machine presented in the previous section requires three distinct programs: the host program for managing the overall application, the I/O management process and the computation process as described previously. We now extend the role of the I/O management process for communication with the host workstation. Our experiments have shown that writing three programs which communicate together is not an easy task and requires non-negligible e orts from programmers: much time is often spent in debugging and bugs are generally di cult to localize on a parallel machine. The C-stolic language has been designed to avoid such di culties.
The user views the system as a programmable accelerator connected directly to a general purpose host workstation. This accelerator appears as a simd network composed of a linear array of identical, conventional processors that communicate synchronously with their nearest neighbors. Traditionally only the two end-cells are linked to the host (see gure 7) . Note that the interface is hidden from the programmer.
The main application is written using the C language. When intensive calculation is requested, one has to write (in a di erent le) a speci c function using the Cstolic language. When this function is called from the main application, the systolic array is activated and the computation is performed on the network. The input parameters of the function indicate the data which must be processed, and the output parameters the result of the computation.
The C-stolic language
The C-stolic language has been designed to bene t from the architectural features of two synchronized controllers. We wanted this new language to be independent of the processor cell and to provide a simple way of programming data movements across a systolic architecture. These goals led to the choice of an explicit form of parallel programming to reach maximal e ciency. On the other hand, as the control of a systolic computer is not radically di erent from that of a conventional computer, it would be wasted e ort and a source of confusion to design a completely new language. So we chose to extend the C language, a well known and e cient compiled language. The extensions provide speci c ways of expressing algorithms for systolic computers, without imposing a programming style di erent from that used for the host. The next subsections details the speci c extensions introduced in the C-stolic language.
Variable declaration
The programmer of the systolic machine needs a way to mark the di erence between host variables, and objects which are located on the systolic array. The C-stolic language de nes a new storage class speci er: systolic.
We mention that storage class speci ers serve, in the C language, to de ne variables, in that they cause an appropriate type of storage to be reserved. A systolic object is allocated in each cell of the systolic network. The static class (which is the default class) and auto class specify host objects. This mechanism provides the programmer with an explicit way to map the algorithm onto the systolic array, that is consistent with the C language.
Parallel execution
The C-stolic language makes the assumption of a purely simd control ow in the model. As a result, variables used for controlling the execution sequence, such as loop counters and boolean conditions, should exist only once on the host computer (static or auto storage class) Statements operating on cell variables (systolic storage class) perform parallel execution in a data parallel fashion 4]. Mixed expressions, which attempt to combine host and network variables, are rejected by the compiler according to the locality principle.
Because the cells do not have independent control, while loops, if tests and computed loop bounds on the cells are not allowed. This is a restriction on the class of typical programs executable on simd machine. However, a speci c conditional cell instruction o ers the possibility of reducing such constraints by providing some autonomy to the processor. It allows the programmer to deal with boundary conditions without requiring one sequencer per cell 1]. The conditional expression of C-stolic supports this local test. The expression has the same syntax as its C counterpart. As an example, one can write: systolic int k,x,y; ... k = (x>y) ? x : y; to express a conditional assignment representing the computation of a maximum value in systolic cells.
Systolic communication
In systolic architectures, data transfers between processors are very important. Special care is devoted to this I/O mechanism in the C-stolic language. New operators match the hardware architecture and express the tight coupling between neighboring cells.
The data transfer can be viewed as a global shift operating on systolic variables and static variables implied in the communication sequence. In C-stolic, this overall operation is expressed by the left (=<) and right (=>) systolic assignment. An optional systolic assignment parameter handles the boundary conditions, i.e. assigns the data which is input to the array. As an example, the gure 3. 
Programming example
In order to illustrate the principles of C-stolic, a simple example of data convolution is taken. For sake of simplicity, we suppose that the window size is equal to the number of cells available (i.e prede ned variable n cells). The C-stolic source code is: This program represents the computation done on a global systolic system where I/O operations are taken into consideration. The gure 9 details the calculation done by each cell. The main application will simply perform a call to the convol1D() procedure when a one dimensional convolution is required.
Lines 5 and 6 are variable declarations. The objects a, x, y1, y2 and r are variables which exist in each cell of the systolic array and are declared as systolic. On the other hand, the index I, is external to the array and is just declared as integer.
The rst for loop initializes the coe cients inside each cell. The next three loops have the same structure. They di er on their transfer instructions due to the network latency: on the rst phase, no results are collected and on the last phase, the network becomes empty and no data are sent. Note that this program could have been written in a more concise way using the conditional statement notation.
From this single program, the C-stolic compiler generates two processes, one for performing the computation on the array and one for managing external input/output communications. C code is rst generated before being compiled on the target architecture. This intermediate step permits implementation of C-stolic on di erent machines including sequential machines for simulation and debugging purpose 12]. The set_sync() function sets the boolean fo according to the evaluation of the condition given in parameter and the is_sync() function corresponds to the read(SFIFO) expression introduced in the previous section. The io_shift_RL() and io_shift_LR() functions determine the direction of the data transfer and the boundary data management. As an example, io_shift_RL(a,dummy,a,RPort) represents the C-stolic a =< a : A I] statement.
With a large array of data, the second for loop will dominate the total execution time since the other loops participate only for initialization and termination The C-stolic instruction y1 : Y I-N_CELLS] => r : 0; implies a synchronization point due to data exchange: the faster process will have to wait for the slower. Experiments have shown that generally the I/O management process is faster than the computation process and, consequently, provides an optimal use of the systolic array.
Experiments
In order to study the behavior of the osimd architecture, we analyzed a set of programs written in C-stolic. These programs come from real applications and have not been tuned nor modi ed to t a particular architecture. The list of programs is as follows: From these C-stolic programs, code was generated for the three distinct target architectures presented in section 2:
-seq: one control-unit (cf gure 2), -rdv: two control-units with rdv synchronization (cf gure 5), -fifo: two control-units with fifo synchronization (cf gure 6). A rst observation is that in every cases we get a speed-up greater than one. This means that in spite of the overhead introduced by the synchronization, it is worthwhile to add a second control-unit to increase the performance of a systolic array. A second observation is that the fifo architecture is better than the rdv architecture, but the gap between the two is not very important. We may suppose that, by their nature, the processes are more or less balanced.
Another point has been the study of the optimal size for the fifos of the fifo architecture. The programs were emulated with di erent sizes of fifo; we notice that the speed-ups were not signi cantly modi ed (in the best case, the speed-up was increased of 1% !). This result can be explained by the systolic nature of the algorithms: there always exists a main loop, the systolic cycle, in which at least one datum is sent to the array and at least one datum is collected from the array. This implies that the I/O data management process cannot get ahead of the calculation process since it must wait the delivery of one or more data produced every systolic cycle.
A very reasonable size for the fifos is one since larger size does not produce signi cant improvement. In other words, the fifos can be advantageously replaced by simple registers (with ags associated with the register states) as shown in gure 10.
Conclusion
A model for overlapped I/O management operations and computation on a simd linear array has been presented. This model is based on two synchronized sequencers, one in charge of the broadcast of the instructions to the network and the other with sending and receiving data.
From a programming point of view, the model is supported by the C-stolic language. This language allows the programmer to describe explicitly the data transfer between the processors of the network and the interface. The C-stolic compiler generates code for both the controller which provides instructions for the network, and for the controller which manages I/O operations.
If the work load between the two processes is perfectly balanced and overlapped, the computation can achieve a speed-up factor of two over a simd machine that does not support any overlapped operation. Such speed-ups are obviously program dependent and the limit bound is di cult to achieve 7] .
Experiments have shown that a two unit architecture has an average speed-up of 1.5 with respect to a single unit architecture. Furthermore, a synchronization mechanism based on simple registers provides quasi-similar performance compared to a more sophisticated one based on fifos.
